[Total No. of Questions: 5]

SEAT No. : [Total No. of Pages: 2]

[Max. Marks: 35]

F.Y.B.Sc. (Computer Science) ELECTRONIC SCIENCE ELC-122: Basics of Computer Organization (Backlog) (New 2019 Pattern) (CBCS) (Semester -II) (Paper-II)

[Time: 2 Hours]

Instructions to the candidates:

- 1) Question 1 is compulsory.
- 2) Solve any three questions from Q.2 to Q.5.
- 3) Figures to the right indicate full marks.
- 4) Draw neat diagrams wherever necessary.
- 5) Questions 2 to 5 carry equal marks.

Q.1) Solve <u>any five</u> of following.

a) Draw the logic symbol of SR flip flop.

b) Write full form of T flip-flop.

- c) Define Counter.
- d) What is virtual memory?
- e) State any two applications of shift registers?
- f) Using 10 address lines word can be addressed.

Q.2) A) Attempt the following:

 i) Draw logic diagram of 3 bit SISO shift register in right shift mode and explain its working. [3]

ii) Explain basic computer organization with block diagram. [3]

B) Draw neat block diagram of CPU and explain working of each block.

[4]

P.T.O.

[5]

Q.3) A	i) What is ring counter? Draw and explain it.	[3]
		5. ¹⁰ .
	ii) Discuss various types of memories used in computer in short.	[3]
В) Explain the concept of J-K flip flop and draw its block diagram	
	with truth table.	[4]
Q.4) A	A) Attempt the following:	
	i) Explain concept of T flip flop in detail.	[3]
	ii) What is important of I/O interface discuss details.	[3]
В	Explain in brief need of cache memory.	[4]
Q.5)	Attempt any Four of the following: $[4 \times 2.5 =$	= 10]
Q.5)	Attempt any Four of the following:[4 × 2.5 =) Explain how SR-flip flop can be converted into D-flip flop.	= 10]
Q.5) a) b	Attempt any Four of the following:[4 × 2.5 =) Explain how SR-flip flop can be converted into D-flip flop.) Compare computer architecture and organization.	= 10]
Q.5) a) b) c)	 Attempt any Four of the following: [4 × 2.5 = Explain how SR-flip flop can be converted into D-flip flop. Compare computer architecture and organization. Draw logic circuit diagram of three bits asynchronous up counter. 	= 10]
<i>Q.5)</i> a) b) c) d	 Attempt any Four of the following: [4 × 2.5 = Explain how SR-flip flop can be converted into D-flip flop. Compare computer architecture and organization. Draw logic circuit diagram of three bits asynchronous up counter. Compare CD and DVD (any three). 	= 10]
<i>Q.5)</i> a) b) c) d e	 Attempt any Four of the following: [4 × 2.5 = Explain how SR-flip flop can be converted into D-flip flop. Compare computer architecture and organization. Draw logic circuit diagram of three bits asynchronous up counter. Compare CD and DVD (any three). Write short note on Latch. 	= 10]
<i>Q.5)</i> a) b) c) d e f	 Attempt any Four of the following: [4 × 2.5 = Explain how SR-flip flop can be converted into D-flip flop. Compare computer architecture and organization. Draw logic circuit diagram of three bits asynchronous up counter. Compare CD and DVD (any three). Write short note on Latch. How much time required paralleling in and serial out shift a 4 bit data 	= 10] 1 ata in
<i>Q.5)</i> a) b) c) d e f)	 Attempt any Four of the following: [4 × 2.5 = Explain how SR-flip flop can be converted into D-flip flop. Compare computer architecture and organization. Draw logic circuit diagram of three bits asynchronous up counter. Compare CD and DVD (any three). Write short note on Latch. How much time required paralleling in and serial out shift a 4 bit data shift register operation at the clock frequency is 10 KHz. 	• 10]
Q.5) a) b) c) d e f)	 Attempt any Four of the following: [4 × 2.5 = Explain how SR-flip flop can be converted into D-flip flop. Compare computer architecture and organization. Draw logic circuit diagram of three bits asynchronous up counter. Compare CD and DVD (any three). Write short note on Latch. How much time required paralleling in and serial out shift a 4 bit da shift register operation at the clock frequency is 10 KHz. 	= 10]
<i>Q.5)</i> a) b) c) d e f	 Attempt any Four of the following: [4 × 2.5 = Explain how SR-flip flop can be converted into D-flip flop. Compare computer architecture and organization. Draw logic circuit diagram of three bits asynchronous up counter. Compare CD and DVD (any three). Write short note on Latch. How much time required paralleling in and serial out shift a 4 bit da shift register operation at the clock frequency is 10 KHz. 	= 10]
Q.5) a) b) c) d e f	 Attempt any Four of the following: [4 × 2.5 = Explain how SR-flip flop can be converted into D-flip flop. Compare computer architecture and organization. Draw logic circuit diagram of three bits asynchronous up counter. Compare CD and DVD (any three). Write short note on Latch. How much time required paralleling in and serial out shift a 4 bit da shift register operation at the clock frequency is 10 KHz. 	= 10]
Q.5) a) b) c) d e f	 Attempt any Four of the following: [4 × 2.5 = Explain how SR-flip flop can be converted into D-flip flop. Compare computer architecture and organization. Draw logic circuit diagram of three bits asynchronous up counter. Compare CD and DVD (any three). Write short note on Latch. How much time required paralleling in and serial out shift a 4 bit da shift register operation at the clock frequency is 10 KHz. 	= 10]

2

. .