Total No. o	of Questions : 4]	SEAT No.:
PE-231		[Total No. of Page : 1
12 201	[6580]-594	
B.E. (E & TC) (Insem.)		
VLSI DESIGN AND TECHNOLOGY		
(2019 Pattern) (Semester - VII) (404182)		
	ons to the condidates.	[Max. Marks : 30
1) 2) 3) 4)	Answer Q1 or Q.2, Q.3 or Q.4. Neat diagrams must be drawn whenever necessity to the right indicate full marks. Assume any missing data if necessary.	essary.
<i>Q1</i>) a)	Write VHDL Code and its test bench of f	ıll adder. [8]
b)	What is meant by concurrent and seque	
	Describe with examples.	[7]
Q2) a)	Explain in detail digital design flow	[8]
b)	Write VHDL code for 4:1 Mux using behavior	
	write it test bench code.	[7]
(02) (a)	Differentiate followings	, ron
Q3) a)	Differentiate following:i) Mealy and Moore Machine	
	ii) Fan In and Fan out	
b)	What is Clock Skew? What are technique	
,	OR	20, 2.
Q4) a) W	Write short note on:	[8]
	i) Metastability	R Solver
0	ii) Noise Margin	
b)	What are different signal integrity issues?	How to minimize it. [7]
	***	0.
7		
	80°	

- **[7]**

