Total No. of Questions : 4]

**PC225** 

## 30 \_

SEAT No. :

[Total No. of Pages : 1

PC225	[6361]-91	[Total No. of Pages : 1	
B.E. (E&TC) (Insem)			
VLSI DESIGN & TECHNOLOGY			
(2019 Pattern) (Semester -VII) (404182)			
<b>T:</b>			
Time : 1 H Instructio	ns to the candidates:	[Max. Marks : 30	
1)	Answer Q.1 or Q.2, Q.3 or Q.4.	.O`	
	Figures to the right side indicates full mark.	C	
	Draw neat diagram wherever necessary. Assume suitable data, if necessary.	1 × 1	
-,		30	
<b>Q1</b> ) a)	Explain Process Statement in VHDL with suitable e	examples. [5]	
b) Explain any 2 Concurrent Statement in VHDL with suitable examples.			
		[5]	
c)	Write VHDL code for full adder using behavioral m	nodeling style. [5]	
( <b>0</b> )	OR Write VIIDI, Code for Arithme (1) is Unit or dit	a taat hawah [10]	
<b>Q2</b> ) a)	Write VHDL Code for Arithmetic logic Unit and its	s test bench. [10]	
b)	Explain in brief different WAIT statements support	ted by VHDL. [5]	
	NOV OV	e e	
<b>Q3</b> ) a)	What is Clock Jitter? What are sources of it?	[5]	
	0.6.		
b)	Draw state diagram and write VHDL code and its tes		
	detector 111.	[10]	
	OR		
<b>Q4</b> ) a)			
2,	minimized?	[5]	
		Pr	
(b)	What is Setup time and Hold Time? Explain Meta-s	tability in detail. [5]	
X			
c)	Explain Interconnect routing Techniques	[5]	
-			
	** ** **		
	r r r r r r		