Total No	o. of Questions : 8] SEAT No. :			
PB22	87 [Total No. of Pages	: 2		
	[6263] 125	*		
B.E. (Electronics and Telecommunication)				
VLSI DESIGNAND TECHNOLOGY				
(2019 Pattern) (Semester - VII) (404182)				
Time: 2	[Max. Marks:	: 70		
Instructi	ions to the candidates:			
1)	Solve Q1 or Q2, Q3 or Q4, Q5 or Q6, Q7 or Q8.			
2)	Assume suitable data, if necessary.			
Q1) a)	Draw and explain the architecture of CPCD and compare between CPC	CD		
	and FPGA. [1	10]		
b)	Write feature of FPGA in detail and write its applications.	[8]		
	OR			
Q2) a)		[8]		
~ /				
b)	Draw and explain PLD design flow. [1	[0]		
		0		
Q3) a)	Design cmos logic for $y = \overline{ab} + a\overline{b}$.	[8]		
b)		ing		
	transmission gate.	[9]		
	OR OR			
Q4) a)	Write short note on Hot electron effect.	[6]		
b)	Write short note on Hot electron effect. Write short note on Power dissipation. Write short note on Body effect.	[6]		
c)	Write short note on Body effect.	[5]		
O	A A A A A A A A A A A A A A A A A A A	[~]		
Q5) a)	Explain in detail lambda design rules in CMOS VLSI.	[9]		
b)	Draw stick diagram for invester, NAND and NOR gate.	[9]		
		_		

JΚ

Q6) a)	Write short note on Electrical Rule Check.	[6]
b)	Write short note on Antenna Effect.	[6]
c)	Write short note on Cross talk and drain punch.	[6]
Q7) a)	What is the need of BIST? Explain typical BIST in detail.	[9]
b)	Write short note on	[8]
	i) TAG	
	ii) Boundry scan	
	OR OF	
Q8) a)	Explain the need for design for testability? Explain stuck at 0 and	stuck at
	1 fault with example.	[9]
b)	Draw the TAP controller state diagram and explain.	[8]
	X,3° X X	
	189.16. S. 1.1.1.2	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
5	Apple 16.26 X X Apple	
ゔ	9.76.73	
[6263]-1	2 2	