# B.E. (Electronics \& Telecommunication Engg.) VLSI DESIGN \& TECHNOLOGY (2019 Pattern) (Semester - VII) (404182) 

## Time : $\mathbf{2}^{1 ⁄ 2}$ Hours]

[Max. Marks : 70
Instructions to the candidates:

1) Neat diagrams must be drawn wherever necessary.
2) Figures to the right indicate full marks.
3) Use of electronic pocket calculator is allowed.
4) Assumê suitable data, if necessary.

Q1) a) Compare CPLD and FPGA on the basis of features, specifications and applications.
b) Explain in brief classification of PLDs.
c) Explain various stages of Synthesisin FPGA with suitable diagram.

Q2) a) Draw and explain the architeeture of $\operatorname{FPGA}$. Explain CLB in detail. [10]
b) Explain Clock Management Techniques in FPGA.

Q3) a) Design CMOS logit for $=\angle A B+C D$. Calculate $W / L$ ratio for NMOS and PMOS area needed on chip. Find the total area.
b) Discuss need for transmission gate. Draw 4:1 Mux using TG.

Q4) a) Draw CMOS logiofor 2 input NAND gate. Explain itsyorking and draw its stick diagram.
b) Explain the working of CMOS inverter with the help of ofltage Transfer curve.

Q5) a) Draw and explain ASIC design flow.
b) Discuss Lambda rules with diagram? (Any 6 rales)
c) What is stick diagram? Draw Stick diagram of CMOS Inverter.

Q6) Write short note on :
a) Antenna Effect.
b) Crosstalk.
c) Electro migration.

Q7) a) Explain need of Design for Testability.
b) Explain Stack atFault models in brief.

Q8) a) Write shorfnote on Built in Self-Test.
b) Write shórt note on Boundary Scan Method for testing


