Total No. of Questions : 8]

D500

SEAT No. :

Tatal N f D 2

P399	[6004]-548	[Iotal No. of Pages : 2
B.E. (Electronics & Telecommunication Engg.)		
VLSI DESIGN & TECHNOLOGY		
(2019 Pattern) (Semester - VII) (404182)		
Time : 2	2 Hours J	[Max. Marks : 70
Instructi	ons to the candidates:	
<i>1)</i>	Neat diagrams must be drawn wherever necessary.	\sim
2) 3)	r igures to the right indicate juit marks. Use of electronic pocket calculator is allowed	
<i>3)</i> <i>4</i>)	Assume suitable data, if necessary.	\sim
,		Sold Co
<i>Q1)</i> a)	Compare CPLD and FPGA on the basis of feature	specifications and
- / /	applications.	[6]
b)	Explain in brief classification of PLDs.	[6]
c)	Explain various stages of Synthesis in FPGA with su	uitable diagram. [6]
OR		
Q2) a)	Draw and explain the architecture of FPGA. Explain	n CLB in detail. [10]
b)	Explain Clock Management Techniques in FPGA.	[8]
Q3) a)	Design CMOS logic for $Y = AB + CD$. Calculate V	W/L ratio for NMOS
	and PMOS area needed on chip. Find the total area	·
b)	Discuss need for transmission gate. Draw 4 : 1 Mux	t using TG.
0	Draw CMOS logis for 2 input NAND gata Explain	towerking and drow
Q4) a)	its stick diagram.	[9]
b)	Explain the working of CMOS inverter with the beli	of Voltage Transfer
0)	curve	
9		
05) a)	Draw and explain ASIC design flow	[6]
z - y u) h)	Discuss I ambda rules with diagram? (Any 6 rules)	ر»] [۴]
\mathbf{O}	What is stick diagram? Draw Stick diagram of CMC	S Invertor [6]
()	what is slick diagram? Draw Slick diagram of CIVIC	
	OR OF	Р.Т.О.

