Seat	
No.	7

[5252]-569

## S.E. (Computer) (Second Semester) EXAMINATION, 2017 MICROPROCESSOR

## (2015 **PATTERN**)

Time: Two Hours

Maximum Marks: 50

- Solve Q. 1 or Q. 2; Q. 3 or Q. 4; Q. 5 or Q. 6; N.B. := (i)Q. 7 or Q. 8.
  - Neat diagrams must be drawn wherever necessary.
  - Figures to the right indicate full marks. (iii)
  - Assume suitable data, if necessary. (iv)
- Explain immediate and register addressing mode with an 1. (a)examples. [2]
  - Explain with example SHL and ROL instructions. (*b*) [4]
  - (c) Explain in detail the control registers of 80386. [6]

Or

2. Explain MSW. (a)

[2]

(b) Explain paging mechanism.

- [4]
- Explain the following instructions, mention flags affected: [6] (c)JAN A
  - (i) LIDT
  - (ii) CLD
  - (iii) MOVS.

3.	(a)	what is CPL and RPL	[2]
	( <i>b</i> )	Differentiate between memory mapped I/O and I/O mapp	ed
		I/O.	[4]
	(c)	Draw and briefly explain Task State Segment.	[6]
		Or	
4.	( <i>a</i> )	When does a page fault occur?	[2]
	( <i>b</i> )	Explain any two I/O privilege instructions.	[4]
	(c)	Explain what happens when an interrupt calls a procedu	ıre
		as an interrupt handler.	[6]
<b>5.</b>	(a)	What are the contents of various registers of processor 803	86
		after reset ?	[3]
	( <i>b</i> )	How many debug registers are present in 80386? List a	nd
		draw all of them.	[4]
	(c)	With neat diagram explain the process of linear adress formati	
		in V86 mode.	[6]
		Or Si.	
6.	(a)	Write short note on "Instruction Address Breakpoint".	[3]
	(b)	What all initializations required to start processor in real mo	ode
		after reset ?	[4]
	(c)	With neat diagram explain "Entering and leaving V86 mod	le".
•			[6]

Explain HOLD and HLDA signals of 80386DX.	[3]
List various bus states when address pipelining is u	ısed. [4]
Draw read cycle with non-pipelined address timing. $Or$	[6]
Explain the following signals:  (i) NMI  (ii) INTR  (iii) RESET	[3]
Draw and explain 80387 register stack.	[4]
	[6]
	List various bus states when address pipelining is to Draw read cycle with non-pipelined address timing.  Or  Explain the following signals:  (i) NMI  (ii) INTR  (iii) RESET