| Total No. of Questions: 8]               |            |       |                        | 6                | SEAT No.:    |              |                  |  |  |  |  |  |
|--|------------|-------|------------------------|------------------|--------------|--------------|------------------|--|--|--|--|--|
| P-1530                                   |            |       |                        |                  | ′            | [Total       | No. of Pages : 3 |  |  |  |  |  |
| [6002] 159                               |            |       |                        |                  |              |              |                  |  |  |  |  |  |
| S.E. (Computer Engineering)              |            |       |                        |                  |              |              |                  |  |  |  |  |  |
| DIGITAL ELECTRONICS AND LOGIC DESIGN     |            |       |                        |                  |              |              |                  |  |  |  |  |  |
| (2019 Pattern) (Semester - III) (210245) |            |       |                        |                  |              |              |                  |  |  |  |  |  |
| Time                                     | 2:21/2     | Hou   | rs]                    |                  |              | [M           | ax. Marks: 70    |  |  |  |  |  |
| Instr                                    | uctio      | ns to | the candidates:        |                  |              |              |                  |  |  |  |  |  |
|  | <i>1</i> ) | Atte  | mpt Q1 or Q2, Q3 o     | r Q4, Q5 or Q6,  | Q7 or Q      | 8,           | -0,              |  |  |  |  |  |
|  | <i>2</i> ) | Near  | t diagram must be      | drawn wherever   | necessa      | ry.          | G                |  |  |  |  |  |
|  | <i>3</i> ) | Assu  | ime suitable data jj   | f necessary.     |              |              |                  |  |  |  |  |  |
|  |            |       | 6.                     |                  |              |              |                  |  |  |  |  |  |
| <b>Q</b> 1)                              | a)         | Dist  | inguish between co     | ombinational an  | ıd seguer    | nial switchi | ng circuits also |  |  |  |  |  |
| 2-)                                      | α)         | O.Y.  | e examples of both     |                  | ad Soque     |              | [6]              |  |  |  |  |  |
|  | b)         | ×'    | vert Following Fli     |                  | 6            |              | [6]              |  |  |  |  |  |
|  | 0)         | i)    | SR to T                | p nops.          | (3)          |              | [0]              |  |  |  |  |  |
|  |            |       |                        | 20/180           |              |              |                  |  |  |  |  |  |
|  |            | ii)   | JK to D                | 6                |              |              |                  |  |  |  |  |  |
|  | c)         | Wha   | at is MOD counter      | ? Design MOD     | 7 coun       | ter using IC | 7490. <b>[6]</b> |  |  |  |  |  |
|  |            |       | .0                     | OR               |              |              |                  |  |  |  |  |  |
| <b>Q</b> 2)                              | a)         | Drav  | w and explain 3-bit    | t asynchronous   | up-coun      | ter using JK | flip flop. Also  |  |  |  |  |  |
|  |            | drav  | v the necessary tim    | ing diagram.     |              |              | [6]              |  |  |  |  |  |
|  | b)         | Wha   | at do you mean by      | excitation table | e of flip    | flop? Write  | the excitation   |  |  |  |  |  |
|  |            | table | e of                   |                  |              | 9'           | [6]              |  |  |  |  |  |
|  |            | i)    | S-R flip flop          |                  |              | 300          |                  |  |  |  |  |  |
| C  |            | ii)   | J-K flip flop          |                  |              | ,O', O'      |                  |  |  |  |  |  |
| •  | c)         | Witl  | n neat diagrams ex     | xplain the work  | ing of th    | e following  | types of shift   |  |  |  |  |  |
|  | ,          | regi  |                        | 1                |              | 20,          | [6]              |  |  |  |  |  |
|  |            | i)    | Serial-in, serial-or   | ıt               | <b>O</b> ' < | 3            |                  |  |  |  |  |  |
|  |            | ii)   | Parallel-in, serial-   |                  | 6.           | /            |                  |  |  |  |  |  |
|  |            | 11)   | i didiici iii, scilai- | Out              | 3.           |              |                  |  |  |  |  |  |

P.T.O.

| <b>Q</b> 3) | a) | Draw the state diagram, state table, and ASM chart for a 2-bit bin counter having one enable line E such that $E = 1$ counting enabled, and E | •    |  |  |  |
|-------------|----|---|------|--|--|--|
|             |    | . ()  | [6]  |  |  |  |
|             | b) | Implement following Boolean function using PAL  | [6]  |  |  |  |
|             |    | $Fl = \Sigma m (0,2,4,6,8,12)$  |      |  |  |  |
|             |    | $F2 = \Sigma m (2,3,8,9,12,13)$   |      |  |  |  |
|             |    | $F3 = \Sigma m (1,3,4,6,9,11,12,14,15)$   |      |  |  |  |
|             | c) | Draw a block diagram of the PLA device and explain.   | [5]  |  |  |  |
|             |    | OR OR   |      |  |  |  |
| <b>Q4</b> ) | a) | What is an ASM Chart? Name the elements of an ASM chart and def   | ine  |  |  |  |
|             |    |   | [6]  |  |  |  |
|             | b) |   | [6]  |  |  |  |
|             | c) | What is the difference between PAL and PLA.   | [5]  |  |  |  |
| <b>0</b> 5) | 2) | With the help of a next diagram willing the weathing of two input T   | 'TT  |  |  |  |
| <i>Q5</i> ) | a) | With the help of a neat diagram, explain the working of two-input T   |      |  |  |  |
|             |    |   | [6]  |  |  |  |
|             | b) | Draw and explain the circuit diagram of CMOS inverter.  | [6]  |  |  |  |
|             | c) | Define the following terms and mention the standard values for TTL logic  |      |  |  |  |
|             |    | Family  | [6]  |  |  |  |
|             |    | i) Fan-out  | ,c'V |  |  |  |
|             |    | ii) Power Dissipation   | >    |  |  |  |
|             |    |   |      |  |  |  |
|             |    | iii) Propagation Delay.   |      |  |  |  |
|             |    | OR OR   |      |  |  |  |
| Q6)         | a) | What is the advantage of open collector output? Justify your answer w   | vith |  |  |  |
|             |    |   | [6]  |  |  |  |
|             | b) | Compare TTL and CMOS logic family.  | [6]  |  |  |  |
|             | c) | What is logic family? Give the classification of logic family and also was  | rite |  |  |  |
|             |    | important characteristics of .CMOS.   | [6]  |  |  |  |
|             |    |   |      |  |  |  |

| <i>Q7</i> ) | a)   | Draw and explain the basic building of an ideal microprocessor base  | ed         |
|-------------|------|--|------------|
|             |      | system with the help of neat diagram.  | 6]         |
|             | b)   | What is system bus? Draw microprocessor bus structure and explain  | in         |
|             | ,    |  | <b>6</b> ] |
|             |      |  |            |
|             | c)   | Write a short note on ALU IC 74181.  | 5]         |
|             |      | OR   |            |
|             |      |  | •          |
| <b>Q</b> 8) | a)   | With the help of a block diagram explain the fundamental units of  |            |
|             |      | microprocessor.  | <b>6</b> ] |
|             | b)   | Explain the Memory organization of the microprocessor. [6]   | 6]         |
|             |      |  |            |
|             | c)   | What is microprocessor? List different applications of microprocessor.[  | 5]         |
|             |      |  |            |
|             |      | x x x x x x x x x x x x x x x x x x x  |            |
|             |      |  |            |
|             |      |  |            |
|             |      |  |            |
|             |      |  | 9          |
|             |      | Carlo 1997 To 1998 Stails  | 3          |
|             |      | A Significant States of Significant States o |            |
|             |      |  |            |
|             |      |  |            |
|             |      |  |            |
|             |      |  |            |
|             |      |  |            |
|             |      |  |            |
|             |      |  |            |
|             |      | CY 26°   |            |
|             |      |  |            |
|             |      |  |            |
|             |      |  |            |
| [600        | 2]-1 | September 1997 Agent 1 |            |